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WI ABSTRACT 
A method of forming an array of interconnected solar 
cells. A flexible substrate carrying semiconductor and 
conductive layers is divided into individual devices by 
slitting the substrate along the web length. The individ- 
ual devices are then connected with one another in 
series by laminating the substrate onto an insulating 
backing and by depositing conducting interconnection 
layers which join the lower conductor of one device 
with the top conductor of the adjoining device. 
20 Claims, 8 Drawing Sheets 
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METHOD FOR FABRICATING AN 
IMTRCONNE(;TED ARRAY OF 
SEMICONDUCXOR DEVICES 
5 
The Government of the United States of America has 
rights in this invention pursuant to Subcontract NAS3- 
26595 awarded by the United States National Aeronau- 
tics and Space Administration (NASA). 
BACKGROUND OF THE INVENTION 10 
1. Field of Invention 
The present invention relates generally to a method 
for forming an interconnected array of semiconductor 
devices and, more particularly, to a method of making a 15 
serially interconnected array of photovoltaic devices. 
2. Discussion of the Background 
Solar cells represent a source of electrical energy 
based on an inexhaustable “fuel”, with the operation of 
such devices being nonpolluting. The primary difficulty 20 
in the use of a photovoltaic device b&ed electrical en- 
ergy source has been economics. The costs of fabricat- 
ing solar cells have heretofore prevented widespread 
use of such cells for providing electrical energy, and 
have confined such use to special situations where the 
fabrication economics do not make their use prohibi- 
tive. 
A major improvement in economics follows from the 
use of thin-film semiconductor material in the solar cells 
rather than crystalline silicon material. Thin-film semi- 
conductive material may be amorphous or polycrystal- 
line in composition. For example, hydrogenated amor- 
phous silicon (a-Si:H), copper indium diselenide (CIS), 
and cadmium telluride (CdTe) are examples of suitable 
thin-film materials having a semiconductor direct band 
gap- 
Crystalline silicon is an indirect-band-gap material 
meaning that a lattice phonon is required to participate 
in the absorption process with an incident photon. Thus, 
crystalline silicon absorbs electromagnetic radiation 
relatively weakly. Thin-film semiconductors of the 
types mentioned above, on the other hand, are direct- 
band-gap materials of an effectively larger band gap in 
which the incident photon can be absorbed without an 
interaction being required of lattice phonons. As a re- 
sult, a direct band gap thin-film semiconductor device 
of a given thickness can absorb as much electromag- 
netic radiation from the sun as can a crystalline silicon 
layer many times its thickness typically in a thickness 
ratio of fifty to one. Thus, very much thinner films of 
direct band gap semiconductors can be used and still 
absorb the same amount of incident radiation energy, a 
structure which reduces the cost of a solar cell consider- 
ably. 
A-SkH, CIS, and CdTe are thin-film semiconductor 
materials which have a relatively well-defined energy 
gap and in which the semiconductor properties can be 
controlled by the doping of further impurities. That is, 
by doping with small amounts of a suitable element, 
n-type conductivity material and p-type conductivity 
material can be provided. This situation permits the 
forming of p-n junction structures or devices or p-i-n 
structures (“i” meaning intrinsic or near intrinsic semi- 
conductor material) so that direct band gap semicon- 
ductor structures subject to incident electromagnetic 
radiation can be operated as photovoltaic solar cells. 
Such solar cells are usually formed in a large array of 
individual cells to capture large amounts of incident 
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sunlight. For example, A-Si:H is used to make p-i-n 
homojunction cells. CIS is used with CdS to make 
CIS/CdS heterojunction cells; and CdTe is used with 
CdS to make CdTe/CdS heterojunction cells. How- 
ever, because p-n junctions or p-i-n layer arrangements 
formed in doped thin-film direct band gap semiconduc- 
tors yield photovoltaic cells with open circuit voltages 
measuring several tenths of a volt, there is a desire to 
electrically interconnect at least some cells in the array 
in series to provide a greater output voltage. Typically, 
such cells are formed as a “sandwich-like” structure on 
a substrate with such cells having, as a general matter, 
two conductive layers with a semiconductor material 
layer therebetween where one of the conductive layers 
is directly on the substrate. The semiconductor layer 
has a p-n junction or p-i-n layer arrangement more or 
leks parallel to the conductive layers. One of the con- 
ductive layers is transparent to pass incident electro- 
magnetic radiation to the semiconductor material layer 
(the substrate will also be transparent if it directly sup- 
ports the transparent conductive layer). 
There is difficulty with this arrangement in electri- 
cally interconnecting the conductive layer adjacent the 
substrate in one cell, because of it being covered by the 
other “sandwich” layers, to the conductive layer of a 
adjacent cell on the opposite side of the semiconductor 
material layer therein. The series electrical interconnec- 
tion of cells is especially difficult when the thin-film cell 
substrate is a conductor such as a metal sheet or foil. In 
the case of a conducting substrate, the substrate must be 
cut or slit to form physically separate or discrete cells, 
the cells arranged on an insulating backing, and the 
individual cells reconnected in series on the insulating 
backing. 
US. Pat. Nos. 4,873,201 and 4,965,655 are good de- 
scriptions of the background of the present invention. In 
the arrangement described by these earlier patents, a 
laser beam is used to cut a separating space between 
different parts of the array. An insulator is placed in the 
space and a penetrating terminal is placed in each part 
of the array so as to make contact with the lower con- 
ductive layer. The top of the penetrating terminal is 
interconnected to the top of the adjoining portion to 
form a series interconnection. However, the methods 
described in these previous patents do not allow mono- 
lithic interconnection of solar cells on an electrically 
conducting substrate. The present invention allows 
series interconnection of cells on conducting substrate 
using a roll-to-roll fabrication process. 
U.S. Pat. No. 4,746,618 describes a method to slit a 
web substrate into strips and bond it to an insulating 
layer. However, the method involves slitting the web 
transversely to the web length, and necessitates leaving 
unslit a portion of web near its edge in order to maintain 
structural integrity using the non-slitted connector. The 
present invention involves continuous slitting down the 
length of the web and does not require leaving unslit 
portions of the web between module segments. 
Spreader rollers are used instead to control down-web 
separation of the strips cut lengthwise, not transversely, 
from a continuously moving web. U.S. Pat. No. 
4,746,618 requires step-and-repeat transverse slitting 
operations. 
SUMMARY OF THE INVENTION 
Accordingly, one object of the present invention is to 
provide a novel method of fabricating an intercon-’ 
nected array of semiconductor devices. 
2 
5,385,848 
J 
Another object of this invention is to provide a novel 
method for economically producing a series intercon- 
nection in an array of photovoltaic devices. 
Another object of this invention is to provide a novel 
method for interconnecting in series an array of semi- 5 
conductor devices by slitting a flexible substrate web, 
which may be electrically conducting, along its length, 
and then interconnecting the resultant portions of strips 
parallel to the length of the web. 
novel method for interconnecting an array of photovol- 
taic devices in series by using a slitter and laminating 
rollers. 
Briefly these and other objects of the invention are 
achieved by slitting a substrate which carries a semicon- 15 
ductor layer between conductive layers so as to form 
individual semiconductor devices in an array. After 
slitting, the separate strips parallel to the web length are 
separated by a curved spreader roller to create a gap 
between strips. The strips are laminated to an insulating 20 
sheet using an adhesive coating and laminating rollers. 
A conductive layer placed between insulating layers is 
inserted between sections in contact with the lower 
conductive layer of one section. This is then connected 
to the top conductive layer of the adjoining section to 25 
A still further object of this invention is to provide a 10 
form a series interconnection. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIGS. 1A through 1G show results of steps in the 
process of fabricating a device according to the present 
invention. 
FIGS. 2A through 2C show a second embodiment of 
the present invention. 
FIGS. 3A through 3F show a third embodiment of 
the present invention. 
FIG. 4 shows a fourth embodiment of the present 
invention. 
FIG. 5A and FIG. 5B show, respectively, the side 
and top views of machinery used for slitting and lami- 
nating steps in the process of the present invention. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
Referring now to the drawings wherein l i e  refer- 
ence numerals designate identical or corresponding 
parts throughout several views and more particularly 
FIG. 1A thereof which shows a portion of a metal foil, 
10, which is a substrate on which solar cell semiconduc- 
tor devices are to be formed. The thickness of the metal 
foil substrate, 10, is 0.5 mil or 1.0 mil, and can be stain- 
less steel or nickel foil. Formed on substrate 10 is a 
layer, 11, of metal or metal alloy suitable for making 
good ohmic contact to the semiconductor layers of the 
solar cell, 12. Depending on the band gap of the semi- 
conductor layers, 12, aluminum, molybdenum, nickel, 
titanium or other metal with suitable work function and 
optical reflectivity top surface may be used. Typical 
thicknesses of metal ohmic contact layer, 11, range from 
0.4 micrometers to 2 micrometers, depending on the 
metal and its texture used. Layer 11 supports a semicon- 
ductor material layer, 12, at its lower major surface. 
Layer 11 may be composed of a-Si p-i-n single or multi- 
junction structure; p-n copper indium diselenide/cad- 
mium sulfide heterojunctions (CIS/CdS) and related 
alloys; p-n cadmium telluride/cadmium sulphide 
(CdTe/CdS); or other doped semiconductor device 
materials that can be deposited in thin layers on a metal 
foil substrate 10. Typical thickness of semiconductor 
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layers, 12, range from 0.5 micrometers to 2.0 microme- 
ters. Thereafter, a layer of metal oxide, 13, is deposited 
on the upper device surface as a transparent, conducting 
ohmic contact to the solar cell device. Tin oxide, in- 
dium oxide, indium tin oxide and zinc oxide (ZnO) have 
been used as transparent contacts in solar cells. ZnO 
deposited 1.0 micrometers thick is such a suitable oxide 
for layer 13. The resulting layer 13 has a sheet resistance 
of approximately 10 ohms/square and an optical trans- 
mission of 90%. Layer 13 is transparent to portions of 
the spectrum of sunlight w@ch are significantly ab- 
sorbed by semiconductor material layer 12, so that elec- 
tromagnetic radiation from the sun coming from above 
in FIG. 1A will reach semiconductor layer 12. 
No representation of the p-n junction or p-i-n (single 
or multiple) junction present in the figures of this appli- 
cation is provided, as it would unnecessarily complicate 
them. Further, these figures are not to actual scale, and 
proportions have been chosen for clarity rather than 
actual physical representation. 
FIG. 1B shows the result of dividing metal foil 10, 
bottom ohmic contact layer 11, semiconductor device 
12, and transparent conducting top contact 13, into a 
plurality of strips parallel to the web length, each of 
which will form a solar cell semiconductor device. The 
use of a web slitter with spreader rollers provides a 
satisfactory method for leaving a separating space, 14, 
between each of the foil strip portions of approximately 
10 mil in width. The dividing may be continuous or may 
be interrupted in web regions that are between module 
segments. 
The layered structure shown in FIG. 1B is formed as 
an elongated arrangement to the right and left of what 
is shown so that a plurality of separating spaces 14 to 
the right and left of the one shown and perpendicular to 
the plane of the paper are also formed. These spaces 
lead to the plurality of solar cell semiconductor devices 
being formed. The elongated arrangement can be stored 
in rolls before or after subsequent process steps to make 
convenient the handling of large numbers of joined 
semiconductor devices. 
FIG. 1C shows the result of laminating the divided 
metal foil 10 to a polymeric backing sheet 15 by using an 
adhesive layer 16. The plurality of semiconductor de- 
vice strips will be fEed in their relative separation from 
each other, by separating space 14, by means of the 
adhesive layer 16 on the polymeric backing sheet 15. 
Nip rollers with appropriate pressure and temperature 
can fm the position of the plurality of semiconductor 
device strips on the adhesive layer 16 on the polymeric 
backing sheet 15. Polymeric backing sheet 15 can be 
polyimide or polyester polymer material. Suitable pres- 
sure sensitive adhesives can be silicone- or acrylic-based 
adhesive materials. 
FIG. 1D shows the creation of an opening 17 in the 
transparent conducting contact layer 13, the semicon- 
ductor layer 12 and metal ohmic contact layer 11. Actu- 
ally, ohmic metal contact layer 11 need not be removed, 
since the opening 17 is to expose conducting metal 
surfaces in the regions on either side of the separating 
space 14, for later ohmic contact to a conducting ink 
material. Only if the conducting ink material, to be 
discussed later, does not make good ohmic contact to 
the metal foil, 10, is it necessary to retain ohmic metal 
contact layer 11. The opening 17 is shown dividing 
layers 13, 12 and 11, which would be done in several 
places in the elongated layered structure shown in FIG. 
lD, to the right and left of that shown there, the open- 
ing running perpendicular to the plane of the view in 
FIG. 1D. Opening 17 can be formed by using a water- 
jet etch moving along the material, or by a screen- 
printed etch paste. Such an opening 17 might extend 50 
to 100 mi ls  in width. 
Thereafter, through the use of screen or ink-jet print- 
ing an electrically insulating polymer “ink” is applied to 
fill separating space 14 and to cover a portion of the 
upper major surface of transparent conducting top 
contact 13 near and on either side of space 14 in FIG. 
1E. This polymer ink material forms an intervening 
electrical insulating material, 18, in space 14 which 
serves to further electrically isolate adjacent solar cell 
semiconductor devices from one another. A suitable 
polymer for this purpose which can be printed in this 
manner is Dexter Hysol Series epoxy polymer. Simulta- 
neously, or alternatively, either before or after, addi- 
tional polymer material, 19, in FIG. 1E is printed in 
space 17 at a location spaced apart from intervening 
material 18, and covering also a portion of the other 
upper major surface of transparent contact 13 to form a 
flow blocking layer 19. The same polymer material used 
for intervening material 18 is suitable for polymer 19. 
Polymers 18 and 19 are both printed as a strip perpen- 
dicular to the plane of the view shown in FIG. 1E and 
more or less parallel to one another. The width of these 
strips on the upper major surface of the transparent 
conducting contact 13 and over portions of the space 17 
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in gIG. lE, but may be the same width.* 
Between intervening material 18 and flow blocking 
material 19, and covering over intervening material 18, 
there is next printed, again by screen or ink-jet printing 
methods, a silver filled polymer ink strip, 20. Thus, the 
extent of strip 20 on the upper major surface of the 
transparent conducting contact 13 and over portions of 
the space 17 is limited by the presence of strip 19, as 
shown in FIG. IF permitting convenient screen printing 
thereof in rapid, large volume fabrication operations. A 
suitable material for silver filled polymer ink 20 is Du- 
pont 5007 Series inks. As mentioned in the discussion 
for FIG. lD, silver filled polymer ink 20 is used to 
establish ohmic contact to the metal foil 10. Also, be- 
cause the silver filled polymer ink 20 extends over the 
intervening material 18, the silver filled polymer 20 
establishes ohmic contact to the upper major surface of 
the transparent conducting top contact, 13, of the adja- 
cent cell. The final result is shown in FIG. 1F where the 
right-hand portion of transparent conducting contact 13 
of the adjacent cell on the right side of gap 17 is in 
electrical contact with metal foil 10, by means of the 
silver filled polymer ink 20 extending onto intervening 
material 18 across the separating space 14 in which 
material 18 has been placed. Flow blocking material 19 
helps prevent the cell from electrically shorting its bot- 
tom and top ohmic contact layers 11 and 13, respec- 
tively, by means of silver frlled polymer ink 20 not being 
contained on the left-hand side of gap 17. 
Another view of the resulting device of FIG. IF is 
shown in FIG. 1G. The arrangement for electrical in- 
terconnection by means of silver filled polymer ink 20 is 
more clearly shown in extending from the metal foil 10 
in one solar cell semiconductor device over intervening 
material 18 and on to the upper major surface of the 
transparent conducting contact material 13 in the adja- 
cent solar cell semiconductor device. 
. 
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An alternate set of steps for the process of FIGS. 1B 
through 1D is shown beginning in FIG. 2A, a set which 
begins after the step shown in FIG. 1A. In these alter- 
nate steps, the results of which are shown in FIG. 2A 
through FIG. 2C, the creation of the gap in the trans- 
parent conducting contact layer, the semiconductor 
layer, and the metal ohmic contact layer precedes the 
metal foil slitting step and the step whereby the slit 
metal foil is laminated to the adhesive coated polymer 
backing sheet. 
Thus, in FIG. 2A, opening 17’ is created in the trans- 
parent conducting contact layer 13’, the semiconductor 
layer 12’ and ohmic metal contact layer 11’. The open- 
ing 17’ is shown dividing layers 13, 12’ and ll’, which 
would be done in several places in the elongated layered 
structure shown in FIG. 2A to the right and left of that 
shown there, the opening running perpendicular to the 
plane of the view in FIG. 2A. Opening 17’ can be 
formed by using a water-jet etch moving along the 
material, or by a screen-printed etch paste. Such an 
opening 17’ might extend 50 to 100 mils in width. 
FIG. 2B shows the results of dividing metal foil 10, 
into a plurality of strips parallel to the web length, each 
of which will form a solar cell semiconductor device. 
The use of a web slitter or saw with spreader rollers 
provides a satisfactory method for leaving a separating 
space, 14‘, between each of the foil strip portions, of 
approximately 10 mil in width. The layered structure 
shown in FIG. 2B is formed as an elongated arranae- 
plurality of seiarating spaces 14‘ to the right and left of 
the one shown and perpendicular to the plane of the 
paper are also formed. These spaces lead to a plurality 
of solar cell semiconductor devices being formed. The 
35 dividing may be continuous or may be interrupted in 
web regions that are between module segments. 
FIG. 2C shows the result of laminating the divided 
metal foil 10 to a polymeric backing sheet 15’ by using 
an adhesive layer 15‘. The plurality of semiconductor 
40 device strips will be fmed in their relative separation 
from each other, by separating space 14, by means of 
the adhesive layer 16’ on the polymeric backing sheet 
15’. Note that FIG. 2C is identical in the results shown 
originally in FIG. 1D. 
An alternate set of steps for the process of FIGS. 1A 
through 1D is shown beginning in FIG. 3A. In these 
alternate steps, the results of which are shown in FIG. 
3A through FIG. 3F, insulating polymer “ink” strips 
are printed on the semiconductor layer prior to deposi- 
50 tion of the transparent conducting contact layer. An 
opening is then created through the transparent con- 
ducting top contact layer, a portion of the underlying 
polymeric ink strip (or strips, if evenly spaced nar- 
rower, double, parallel strips are used rather than a 
55 single strip), and the metal ohmic contact layer, but 
stopping at the metal foil surface. As in the preceding 
alternate series of steps, the creation of openings pre- 
cedes the metal foil slitting step and the step whereby 
the slit metal foil is laminated to the adhesive coated 
Thus, in FIG. 3A, formed on metal foil substrate 10’ 
is metal ohmic contact layer 11”. Layer 11” in turn 
supports a semiconductor material layer, 12”, at its 
lower major surface. A transparent conducting contact 
FIG. 3B shows the results of screen or ink-jet print- 
ing an electrically insulating polymer “ink”, 2l”, on a 
portion of the upper major surface of the semiconductor 
45 
60 polymer backing sheet. 
65 layer is not deposited at this time. 
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layer, 12". This polymer ink material, 21", forms an from each other, by separating space 14", by means of 
intervening electrical insulating material over the upper the adhesive layer 16' on the polymeric backing sheet 
surface of the semiconductor layer, 12". This polymer 15". Note that FIG. 3F is identical in the results shown 
21" is printed as a strip perpendicular to the plane of the originally in FIG. lD, except for the remainder of poly- 
view shown in FIG. 3B. The width of the polymer strip 5 meric material layer 21" left after creating the opening 
21" is approximately 100 to 150 mils. Another alterna- 17" as shown in FIG. 3F. Subsequent steps in the pres- 
tive to the process shown in FIG. 3B would be to print ent invention would apply, as shown in FIGS. 1E 
not a single polymer strip 21" approximately 100 to 150 through 1G. The only modification in FIGS. 1E 
mils wide, but to print double, parallel polymer strips through lG, would be the inclusion of the remainders of 
with a gap between them where the semiconductor 10 polymer material layer 21" (as it appears in FIG. 3F) on 
layer 12" would not be covered by polymer material both sides of opening 17 in FIGS. 1E through 1G. The 
21". The total width of one strip plus the gap plus the presence of the remainders of polymer layer 21" on 
other strip width is 100 to 150 m i l s  wide, the same as a both sides of opening 17 in FIGS. 1E through 1G would 
single polymer strip, 21". A print of two narrower, not affect in any way the results of the steps shown in 
parallel polymer strips could be done to use less poly- 15 FIGS. 1E through 1G. Hence, separate drawings show- 
mer ink than in a single polymer strip as 21". The two ing the presence of the remainders of polymer layer 21" 
narrower, parallel polymer strips could be printed si- on both sides of opening 17 in Figures identical to 
multaneously or each individually to create the gap FIGS. 1E through 1G except for the presence of the 
between them. remainders is unnecessary, and they are omitted for 
material layer 13" deposited over the semiconductor A modification of the resulting device shown in FIG. 
layer 12" and over the polymer material strip 21" 1G is illustrated in FIG. 4. In FIG. 4, silver filled poly- 
printed on a portion of the semiconductor layer 12". mer 22 is printed between intervening material 18 and 
FIG. 3D shows the creation of an opening, 17", in the flow blocking material 19 with strips or fingers of the 
transparent conducting contact layer 13", the polymer 25 silver filled polymer 22 extending over the intervening 
material strip 2l", the semiconductor layer 12", and the material 18 and making contact with the transparent 
metal ohmic contact layer 11". Opening 17" can be conducting contact 13. The silver filled polymer fin- 
formed by using a water-jet etch moving along the gers, a plurality of which form a grid of conducting 
material, or by mechanical abrasion such as by a thin lines across the cell, perpendicular to the separating 
wire-wheel. A hard material such as stainless steel used 30 space 14, end before touching the flow blocking mate- 
in metal foil 10' will be relatively unaffected by an rial 19 of the adjacent cell. The arrangement of polymer 
abrasive wheel capable of removing thin layers of trans- material 20 in FIG. 1G is replaced by the arrangement 
parent conducting material 13", semiconductor material of polymer material 22 in FIG. 4. Another alternative to 
layer 12" and metal ohmic contact layer ll", as well as the silver polymer material arrangement shown in FIG. 
the layer of relatively soft polymer material 21". The 35 4 and FIG. 1G would be to use the arrangement as 
presence of polymer layer 21" prevents the transparent shown for the silver polymer material 20 in FIG. 1G but 
conducting contact layer 13" from electrically contact- add grid fingers extending over the transparent con- 
ing the metal foil 10' when opening 17" is created by ducting material 13 as shown for silver polymer mate- 
mechanical abrasion. The use of a single polymer strip rial 22 in FIG. 4. The arrangement for electrical inter- 
21" as discussed in the preceding explanation for FIG. 40 connection by means of silver filled polymer ink 22 with 
3C would allow even cutting through the various layers grid fingers is clearly shown in FIG. 4 in extending 
to achieve the result shown in FIG. 3D and thereby from the metal foil 10 in one solar cell semiconductor 
cause even abrasion of the metal foil 10'. For this rea- device over the intervening material by means of silver 
son, a single polymer strip 21" is preferred over two, filled polymer fingers, a plurality of which form a grid 
narrower, parallel polymer strips, despite the draw- 45 perpendicular to space 14, on to the upper major surface 
backs that more polymer material is used when printing of the transparent conducting contact material 13 in the 
a single polymer strip and that more dust is created adjacent solar cell semiconductor device, Said silver 
when the strip is mechanically abraded to create the filled polymer grid fingers of material 22 end before 
opening 17". flow blocking material 19 of the adjacent cell, and the 
FIG. 3E shows the result of dividing metal foil 10' 50 spacing of grid fingers in a direction parallel to space 14 
into a plurality of strips parallel to the web length, each is approximately equal to the distance between spaces 
of which will form a solar cell semiconductor device. 14 in two adjacent cells. 
The use of a web slitter or saw with spreader rollers FIGS. 5A and FIG. 5B show, respectively, the side 
provides a satisfactory method for leaving a separating and top views of machinery used for the slitting and 
space, 14", between each of the foil strip portions of 55 laminating steps in the described processes for fabricat- 
approximately 10 mil in width. The layered structure ing the device of the present invention. The previous 
shown in FIG. 3E is formed as an elongated arrange- embodiments discussed all have in common these slit- 
ment to the right and left of what is shown so that a ting and laminating steps, although some process steps 
plurality of separating spaces 14" to the right and left of occur before and/or after the slitting and laminating 
the one shown and perpendicular to the plane of the 60 operations discussed in the various alternative methods. 
paper are also formed. These spaces lead to a plurality The breaks in the (coated) metal foil 10 indicated in 
of solar cell semiconductor devices being formed. The FIGS. SA and 5B by the zig-zag l i e s  30 indicate those 
dividing may be continuous or may be interrupted in parts of the process occurring before and/or after the 
web regions that are between module segments. slitting and laminating process. 
The (coated) foil 10 in FIGS. SA and 5B is supplied 
metal foil 10' to a polymer backing sheet 15" by using from a feed roll (with axle), 32. As mentioned, zig-zag 
an adhesive layer 16". The plurality of semiconductor lines 30 indicate process steps not shown in this illustra- 
device strips will be fured in their relative separation tion. A series of saws or slitters (with axles), 31, ar- 
FIG. 3C shows a transparent conducting contact 20 brevity. 
FIG. 3F shows the result of laminating the divided 65 
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ranged across the width of the (coated) metal substrate 
foil 10 divides the foil into a plurality of strips, 37, each 
of which will form a solar cell semiconductor device, as 
the foil unwinds from the foil feeder roll 32. The num- 
ber of strips 37, generally of equal width, is not limited 5 
to the number shown, but is arbitrary depending on the 
width of the foil 10 and the width of the cell strips 37 
desired and/or possible. The dividing may be continu- 
ous or may be interrupted in the regions that are be- 
tween module segments. A series of one or more 10 
spreader rollers, 33, is used to create a separating space 
between the strips 37 (the space designated as item 14 in 
the discussions of FIG. 1B) and to realign the strips 37 
so that they run parallel with space 14 between each 
strip. As the strips 37 slit from foil 10 enter between nip 15 
rollers (with axles) 34, simultaneously, the polymer 
backing film 15 (with adhesive, as detailed in the discus- 
sion under FIG. 1C) is fed from polymer film feed roll 
(with axle) 35 into the nip rollers as well. The adhesive 
(item 16 under the FIG. 1C discussion) makes contact in 20 
the nip rollers with the uncoated (here shown as bot- 
tom) side of foil strips 37. Take up roll (with axle), 36, 
winds up the foil strips laminated to a polymer film 
backing for further processing into finished modules. 
web-wide foil sheet is transformed into a number of 
narrow, parallel metal strip solar cells, to be later 
wound up on the foil take up roll. To avoid sawing 
debris, slitters made of block knives are the preferred 
manner of dividing the metal foil 10 (and layers 11, 12, 30 
13 discussed in FIGS. lA and 1B) into a plurality of 
solar-cell strips in a roll-to-roll process. 
Although the present invention has been described 
with reference to preferred embodiments, workers 
skilled in the art will recognize that changes may be 35 
made in form and detail without departing from the 
spirit and scope of the invention. 
By the described machinery in FIGS. SA and 5B one 25 
What is claimed is: 
1. A method for fabricating an interconnected array 
of semiconductor devices based on an electrically con- 40 
ductive substrate initially having on a surface thereof a 
conductive support layer which supports a semiconduc- 
tor material layer thereon having first and second major 
surfaces with said support layer being in electrical 
contact with said semiconductor material layer second 45 
major surface, and said semiconductor material layer 
also having initially therewith a conductive intercon- 
nection layer on said semiconductor material layer first 
major surface, said method comprising: 
dividing said conductive interconnection layer, and 50 
said semiconductor material layer, and said support 
layer and said electrically conductive substrate into 
a plurality of semiconductor devices by separating 
into portions said electrically conductive substrate 
together with said conductive interconnection 55 
layer, said semiconductor material layer and said 
support layer, to thereby form separating spaces 
between adjacent said semiconductor devices each 
of which devices comprises a corresponding por- 
tion of said electrically conductive substrate and a 60 
corresponding portion of said support layer and a 
corresponding portion of said semiconductor mate- 
10 
a lamination to an electrically insulating material 
film by means of an adhesive material layer whose 
said second major surface adheres to the first major 
surface of said insulating material film, and whose 
said first major surface adheres rigidly to the sec- 
ond major surface portions of said divided-and- 
separated said electrically conductive substrate 
portions, said separating spaces between adjacent 
said semiconductor devices being maintained by 
said adhesive material layer, which layer having 
been sandwiched between said divided-and- 
separated said semiconductor devices and said in- 
sulating material film; 
forming between each pair of adjacent said semicon- 
ductor devices an opening in said interconnection 
material layers and said semiconductor material 
layers and said support layers, by removing se- 
lected commonly located portions of said intercon- 
nection material layers and said semiconductor 
material layers and said support layers, said open- 
ing being on both sides of said separating spaces 
between each pair of adjacent said semiconductor 
devices, said devices having been laminated to said 
adhesive material layer and to said insulating mate- 
rial fdm, with said separating space distance main- 
tained; 
forming at each said opening between each pair of 
said semiconductor devices an electrically insulat- 
ing intervening material in each said separating 
space extending through said electrically conduc- 
tive substrate to said adhesive material layer, said 
insulating intervening material covering in said 
opening the exposed thickness and first major sur- 
face portions of the said electrically conductive 
substrate and the exposed thicknesses of said sup- 
port layer and of said semiconductor material layer 
of said adjacent said semiconductor device, and 
said forming of said intervening material is accom- 
panied by forming, simultaneously or alternatively, 
an electrically insulating flow blocking material, at 
said opening opposite from said adjacent said semi- 
conductor device, covering the exposed thick- 
nesses of said semiconductor material layer and the 
exposed thickness and a portion of the upper major 
surface of said interconnection layer of said semi- 
conductor device, but leaving a portion of the 
upper major surface of said electrically conductive 
substrate of said semiconductor device, between 
said intervening material and said flow blocking 
material, uncovered by either said intervening ma- 
terial or said flow blocking material; and 
forming at each said opening a metal further compris- 
ing material in each said uncovered portion of said 
electrically conductive substrate, between said 
intervening material and said flow blocking mate- 
rial, said metal comprising material making electri- 
cal contact with said electrically conductive sub- 
strate, and covering over said intervening material 
to make electrical contact with the first major sur- 
face of said interconnection layer of said adjacent 
said semiconductor device. 
2. A method for fabricating an interconnected array 
rial layer havig corresponding portions of said of semiconductor devices based on an electrically con- 
first and second major surfaces, and a correspond- ductive substrate initially having on a surface thereof a 
ing portion of said conductive interconnection 65 conductive support layer which supports a semiconduc- 
layer; tor material layer thereon having first and second major 
forming at divided-and-separated said electrically surfaces with said support layer being in electrical 
conductive substrate second major surface portions contact with said semiconductor material layer second 
5,385,848 
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major surface, and said semiconductor material layer 
also having initially therewith a conductive intercon- 
nection layer on said semiconductor material layer first 
major surface, said method comprising: 
forming a plurality of openings in said interconnec- 
tion layers and said semiconductor material layers 
and said support layers, by removing selected com- 
monly located portions of said interconnection 
layers and said semiconductor material layers and 
said support layers, thereby exposing a plurality of 
portions of said electrically conductive substrate; 
dividing said electrically conductive substrate into a 
plurality of semiconductor devices by separating 
into strip portions said electrically conductive sub- 
strate, in the regions of exposed said openings, to 
thereby form separating spaces between adjacent 
said semiconductor devices, each of which devices 
further comprises a portion of said electrically 
conductive substrate. including that Dortion whose w 
upper major surface 
a portion of said support layer and a corresponding 
portion of said semiconductor material layer hav- 
ing corresponding portions of said first and second 
major surfaces, and a corresponding portion of said 
conductive interconnection layer; 25 
forming at said electrically conductive substrate sec- 
ond major surface portions a lamination to an elec- 
trically insulating material film by means of an 
adhesive material layer whose second major sur- 
face adheres rigidly to the first major surface of 30 
said electrically insulating material film, and whose 
first major surface adheres rigidly to the second 
major surface portions of said electrically conduc- 
tive substrate portions, said separating spaces be- 
tween adjacent said semiconductor devices being 35 
maintained rigidly by said adhesive material layer, 
said layer having been sandwiched between said 
semiconductor devices and said insulating material 
film; 
forming at each said opening between each pair of 40 
said semiconductor devices on electrically insulat- 
ing intervening material in each said separating 
space extending through said electrically conduc- 
tive substrate to said adhesive material layer, said 
insulating intervening material covering in said 45 
opening an exposed thickness and first major sur- 
face portions of said electrically conductive sub- 
strate and the exposed thicknesses of said support 
layer and of said semiconductor material layer of 
adjacent said semiconductor device, and said form- 50 
ing of said electrically insulating intervening mate- 
rial is accompanied by forming, simultaneously or 
alternatively, an electrically insulating flow block- 
ing material, at said opening opposite from said 
adjacent said semiconductor device, covering the 55 
exposed thicknesses of said semiconductor material 
layer and the exposed thickness and a portion of 
the upper major surface of said interconnection 
layer of said semiconductor device, but leaving a 
portion of the upper major surface of said electri- 60 
cally conductive substrate of said semiconductor 
device, between said intervening material and said 
electrically insulating flow blocking material, un- 
covered by either said intervening material or said 
electrically insulating flow blocking material; and 65 
forming at each said opening a metal comprising 
material in each uncovered portion of said electri- 
cally conductive substrate, between said interven- 
exposed in saii opening, and 20 
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ing material and said electrically insulating flow 
blocking material, said metal comprising material 
making electrical contact with said electrically 
conductive substrate, and covering over said inter- 
vening material to make electrical contact with the 
first major surface of said interconnection layer of 
said adjacent said semiconductor device. 
3. A method for fabricating an interconnected array 
of semiconductor devices based on an electrically con- 
10 ductive substrate initially having on a surface thereof a 
conductive support layer which supports a semiconduc- 
tor material layer thereon having first and second major 
surfaces with said support layer being in electrical 
contact with said semiconductor material layer second 
forming a plurality of deposits of an electrically insu- 
lating protective material on said first major sur- 
face of said semiconductor material layer; 
formine an electricallv conductive interconnection 
5 
15 major surface, said method comprising: 
w 
layer on said semiconductor material layer first 
major surface, and over said protective material 
covering portions of said semiconductor material 
layer; 
forming a plurality of openings in said interconnec- 
tion layer, by removing selected commonly located 
portions of said interconnection layer, and said 
protective material and said semiconductor mate- 
rial layer and said support layer, stopping at said 
first major surface of said electrically conductive 
substrate, but leaving a portion of said protective 
material on both sides of each said opening so 
formed; 
dividing said electrically conductive substrate into a 
plurality of semiconductor devices by separating 
into strip portions said electrically conductive sub- 
strate, in exposed regions of said openings, to 
thereby form separating spaces between adjacent 
said semiconductor devices, each of said plurality 
of semiconductor devices comprises a portion of 
said electrically conductive substrate, including 
that portion whose upper major surface is exposed 
in said opening, and a portion of said conductive 
support layer and a corresponding portion of said 
semiconductor material layer having correspond- 
ing portions of said first and second major surfaces, 
and a corresponding portion of said conductive 
interconnection layer; 
forming at said electrically conductive substrate sec- 
ond major surface portions a lamination to an elec- 
trically insulating material film by means of an 
adhesive material layer which adheres rigidly to 
the first major surface of said insulating material 
film and to the second major surface portions of 
said electrically conductive substrate portions, said 
separating spaces between said adjacent said semi- 
conductor devices being maintained rigidly by said 
adhesive material layer, which layer having been 
sandwiched between said semiconductor devices 
and said insulating material film; 
forming at each said opening between each pair of 
said semiconductor devices an electrically insulat- 
ing intervening material in each said separating 
space extending through said electrically conduc- 
tive substrate to said adhesive material layer, said 
electrically insulating intervening material cover- 
ing in said opening an exposed thickness and first 
major surface portions of said electrically conduc- 
tive substrate and the exposed thickness of said 
5,385,848 
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support layer and of said semiconductor material ductor device, and said metal comprising material cov- 
layer of said adjacent said semiconductor device, ers over said intervening material also or only by means 
and said forming of said electrically insulating in- of a plurality of approximately parallel strips, approxi- 
tervening material is accompanied by forming, mately perpendicular to said separating space and con- 
simultaneously or alternatively, an electrically in- 5 tacting and extending onto the first major surface of 
sulating flow blocking material, at said opening said interconnection layer of said adjacent said semicon- 
opposite from said adjacent said semiconductor ductor device. 
device, covering the exposed thicknesses of said 15. The method of claim 3 wherein said metal com- 
semiconductor material layer and of said protec- prising material covers over said intervening material to 
tive material, and the exposed thickness of and a 10 make electrical contact with the first major surface of 
portion of a surface of said interconnection layer of said interconnection layer of said adjacent said semicon- 
said semiconductor device, but leaving a portion of ductor device, and said metal comprising material cov- 
a surface of said electrically conductive substrate ers over said intervening material also or only by means 
of said semiconductor device, between said inter- of a plurality of approximately parallel strips, approxi- 
vening material and said flow blocking material 15 mately perpendicular to said separating space and con- 
uncovered by either said intervening material or tacting and extending onto the first major surface of 
said electrically insulating flow blocking material; said interconnection layer of said adjacent said semicon- 
and ductor device. 
forming at each said opening a metal comprising 16. The method of claim 3 wherein said interconnec- 
material in each said uncovered portion of said 20 tion layer is not formed over said protective material. 
electrically conductive substrate, between said 17. The method of claim 3 wherein said protective 
electrically insulating intervening material and said material is deposited, simultaneously or alternatively, in 
electrically insulating flow blocking material, said two or more separate portions. 
metal comprising material making electrical 18. The method of claim 1 for fabricating an array of 
contact with said electrically conductive substrate, 25 semiconductor devices, wherein the methods of form- 
and covering over said electrically insulating inter- ing said separating spaces in said electrically conductive 
vening material to make electrical contact with the substrate and of forming said lamination of said plurality 
first major surface of said interconnection layer of of said semiconductor devices to said electrically insu- 
said adjacent said semiconductor device. lating material film by means of forming said adhesive 
4. The method of claim 1 wherein said dividing of 30 material layer to the second major surface of said elec- 
trically conductive substrate and to the first major sur- 
face of said electrically insulating film, are used, said 
instant method comprising: 
said electrically conductive substrate is interrupted in 
regions between module segment lengths. 
5. The method of claim 2 wherein said dividing of 
said electrically conductive substrate is interrupted in 
6. The method of claim 3 wherein said dividing of 
said electrically conductive substrate is interrupted in 
regions between module segment lengths. 
7. The method of claim 1 wherein said conductive 
support layer is not removed in forming said opening in 40 
said materials. 
8. The method of claim 2 wherein said conductive 
support layer is not removed in forming said opening in 
said materials. 
support layer is not removed in forming said opening in 
said materials. 
10. The method of claim 1 wherein use of said con- 
ductive support layer is eliminated entirely. 
11. The method of claim 2 wherein use of said con- 50 
ductive support layer is eliminated entirely. 
12. The method of claim 3 wherein use of said con- 
ductive support layer is eliminated entirely. 
13. The method of claim 1 wherein said metal com- 
prkiig material covers over said intervening material to 55 
make electrical contact with the first major surface of 
said interconnection layer of said adjacent said semicon- 
ductor device, and said metal comprising material cov- 
ers over said intervening material also or only by means 
of a plurality of approximately parallel strips, approxi- 60 
mately perpendicular to said separating space and con- 
tacting and extending onto the first major surface of 
said interconnection layer of said adjacent said semicon- 
ductor device. 
prising material covers over said intervening material to 
make electrical contact with the first major surface of 
regions between module segment lengths. 35 
9. The method of claim 3 wherein said conductive 45 
14. The method of claim 2 wherein said metal com- 65 
providing a flexible, ele&rically conducting metal foil 
substrate in roll form, wherein web handling meth- 
ods are used to process said metal foil substrate in 
web roll form; 
cutting said metal foil substrate, unwound from a feed 
roll and later rewound onto a take-up roll, into a 
plurality of metal foil substrate strips, each of 
which will become a said semiconductor device; 
spreading said metal foil substrate strips to create said 
separating space between the strips, appropriately 
shaped web rollers forming said separating spaces 
after said cutting of said metal foil substrate in said 
web form; 
laminating said spaced metal foil substrate strips in 
web form to an insulating polymer film in web 
form, by means of said adhesive layer on said poly- 
mer film first surface, said spaced metal foil sub- 
strate strips and said adhesive-coated polymer film, 
being web-fed together into a roll-to-roll web lami- 
nating system with an appropriate pressure and 
temperature to cure said adhesive layer laminating 
said metal foil web strips to said polymer Nm web; 
tensioning said web in the said web cutting, said web 
spreading and said web lamination processes by 
means of a web take-up roll which applies tension 
force along the continuous web as it unwinds from 
said feed roll and changes from web to conthuous 
said metal foil substrate strips and eventually to 
said metal foil substrate strips laminated to said 
adhesive coated polymer film, becoming a metal 
foil strip/polymer film laminated composite, 
wherein it is eventually rolled up by said take-up 
roll. 
19. The method of claim 2 for fabricating an array of 
said interconnection layer of said adjacent said semicon- semiconductor devices, wherein the methods of form- 
15 
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ing said separating spaces in said electrically conductive ing said separating spaces in said electrically conductive 
substrate and of forming said lamination of said plurality substrate and of forming said lamination of said plurality 
of said semiconductor devices to said electrically insu- of said semiconductor devices to said electrically insu- 
lating material film by means of forming said adhesive lating material film by means of forming said adhesive 
material layer to the second major surface of said elec- 5 material layer to the second major surface of said elec- 
trically conductive substrate and to the first major Sur- trically conductive substrate and to the first major sur- 
face of said electrically insulating film, are used, said face of said electricdly insulating film, are used, said 
instant method comprising: instant method comprising: 
providing a flexible, electrically conducting metal foil providing a flexible, electrically conducting metal foil 
ods are used to process said metal foil substrate in ods are used to process said metal foil substrate in 
web roll form; web roll form; 
cutting said metal foil substrate, unwound from a feed cutting said metal foil substrate, unwound from a feed 
roll and later rewound onto a take-up roll, into a roll and later rewound onto a take-up roll, into a 
which will become a said semiconductor device; which will become a said semiconductor device; spreading said metal foil substrate strips to create said spreading said metal foil substrate strips to create said separating space between the strips, appropriately separating space between the strips, appropriately shaped web rollers forming said separating spaces shaped web rollers forming said separating spaces after said cutting of said metal foil substrate in said 20 after said cutting of said metal foil substrate in said web form; 
laminating said spaced metal foil substrate strips in 
web form to an insulating polymer film in web 
form, by means of said adhesive layer on said poly- 
mer film first surface, said spaced metal foil sub- 25 
strate strips and said adhesive-coated polymer film, 
being web-fed together into a roll-to-roll web lami- 
nating system with an appropriate pressure and 
temperature to cure said adhesive layer laminating 
said metal foil web strips to said polymer film web; 30 
tensioning said web in the said web cutting, said web 
spreading and said web lamination processes by 
means of a web take-up roll which applies tension 
force along the continuous web as it unwinds from 
said feed roll and changes from web to continuous 35 
said metal foil substrate strips and eventually to 
said metal foil substrate strips laminated to said 
adhesive coated polymer film, becoming a metal 
foil strip/polymer film laminated composite, 
wherein it is eventually rolled up by said take-up 40 
roll. 
substrate in roll form, wherein web handling meth- IO substrate in roll form, wherein web handling meth- 
plurality Of metal foil substrate each Of l5 plurality of metal foil substrate strips, each of 
, 
20. The method of claim 3 for fabricating an m a y  of 
semiconductor devices, wherein the methods of form- 
web form; 
laminating said spaced metal foil substrate strips in 
web form to an insulating polymer film in web 
form, by means of said adhesive layer on said poly- 
mer film first surface, said spaced metal foil sub- 
strate strips and said adhesive-coated polymer film, 
being web-fed together into a roll-to-roll web lami- 
nating system with an appropriate pressure and 
temperature to cure said adhesive layer laminating 
said metal foil web strips to said polymer film web; 
tensioning said web in the said web cutting, said web 
spreading and said web lamination processes by 
means of a web take-up roll which applies tension 
force along the continuous web as it unwinds from 
said feed roll and changes from web to continuous 
said metal foil substrate strips and eventually to 
said metal foil substrate strips laminated to said 
adhesive coated polymer film, becoming a metal 
foil strip/polymer film laminated composite, 
wherein it is eventually rolled up by said take-up 
roll. * * * * *  
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